ABSTRACT Recently, a compact realization of logic gates using double-gate tunnel field effect transistors (DGTFETs) with independently-controlled gate has been proposed. The key elements in the proposed implementation are the suppression of the tunneling at the surface using gate-source overlap and enable tunneling inside the TFET body by choosing appropriate silicon body thickness. Though these implementations are compact, our study reveals that there are a few critical problems: high average subthreshold swing (SS avg ), low ON-state current (I ON ) and large propagation delay (t pd ). In this paper, we examine the root cause of these problems and explore solutions to tackle them. It is demonstrated that the techniques that boost the I ON in a TFET do not necessarily increase the I ON /I OFF ratio in the proposed implementations. The efficacy of these techniques in improving the I ON /I OFF ratio depends on whether the gate-source overlap is able to suppress the tunneling at the surface and restrict the OFF-state current (I OFF ). Furthermore, it is demonstrated that, for the AND functionality, compared to a purely silicon-based DGTFET (Si-TFET) employing silicongermanium heterojunction DGTFET (HJ-TFET) results in an increase in the I ON by 143×, an increase in the I ON /I OFF ratio by two orders of magnitude and an improvement in the SS avg by 45%, at V DD = 0.6 V . Moreover, a compact NAND gate realized using the proposed HJ-TFETs exhibits two orders of magnitude lower t pd , compared to the NAND gate realized using Si-TFET.
I. INTRODUCTION
Tunnel field-effect transistor (TFET) has emerged as a possible alternative to the well-established metal-oxide field-effect transistor (MOSFET). A TFET is able to deliver a subthreshold swing lower than 60 mV /dec at room temperature in contrast to a MOSFET [1] - [5] . Therefore, a TFET seems to be a good candidate to be employed in low-voltage and energy-efficient circuits [6] - [10] .
In past, different digital circuits such as logic gates, memories, arithmetic circuits such as adders etc. have been realized using TFETs demonstrating interesting characteristics [11] - [13] . Recently, a single double-gate TFET (DGTFET) with independently-controlled gate terminals has been proposed to realize different logic functions
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in [14] . The key elements in the proposed implementation of the AND logic are as follows: 1) Biasing the two gates of a DGTFET independently in contrast to a conventional DGTFET where both the gates are tied together. 2) Employing a gate-source overlap in the device to suppress the tunneling at the surface. This reduces the current when only one of the gate terminals is biased to logic ''1''. Thus, a low OFF-state current (I OFF ) is obtained when the gate terminals are at logic ''00'', ''01'' and ''10''.
3) The tunneling inside the silicon body is enabled by choosing appropriate silicon body thickness (t si ). This results in a high ON-state current (I ON ) when the gate terminals are at logic ''11''.
Further, a compact realization of two input logic gates such as two-input AND, OR, NAND, NOR logic gates can be VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ obtained using only two DGTFETs that realizes complimentary logic functions. In contrast, conventional CMOS-based AND/NAND gate implementations require six/four transistors. Therefore, the DGTFET-based realizations are compact, offers lower load capacitance and reduced number of stages, which eventually can lead to a reduction in the delay of a TFET-based circuit [14] . Considering the promising characteristics of the implementations in [14] , we carry out a detailed investigation of the proposed technique in this paper. Our study reveals that the proposed implementation suffers from degraded average subthreshold swing (SS avg ) and lower I ON . Therefore, we assess the efficacy of some of the techniques such as use of high-k dielectric, using a Si/Ge heterojunction and using strained material systems in improving the electrical characteristics of a DGTFET that realizes logic functions [10] . It is found that some of these techniques result in a degraded I ON /I OFF ratio despite increased I ON . Further, using 2-D simulations, we demonstrate that a silicongermanium heterojunction DGTFET (HJ-TFET) based logic circuit implementation can achieve a lower SS avg , a higher I ON and a higher I ON /I OFF ratio compared to a purely Si-based implementation.
It is worth mentioning that in this work, we have analyzed AND logic function in detail since realizing AND function is more difficult compared to other logic functions such as OR and NAND. Moreover, the observations of NOR logic function is similar to the AND logic function. Therefore, we have not described the NOR logic function in this paper.
The rest of the paper is organized as follows: Section II describes the device structure, simulation model and the basic terminology used in this paper. In section III, the electrical characteristics of AND logic function are investigated and the challenges faced in obtaining a high I ON /I OFF ratio in different types of DGTFETs are examined. Section IV demonstrates the implementation of AND logic function using HJ-TFET and compares the characteristics of the NAND gate realized using HJ-TFETs with the NAND gate proposed in [14] . Fig. 1 shows the cross-sectional view of a silicon-based DGTFET (Si-TFET) that realizes AND logic function, as proposed in [14] . The important device parameters are: supply voltage (V DD ) = 1.2 V , channel length (L C ) = 100 nm, gate-source overlap (L ov ) = 20 nm, source doping (p-type) (N S ) = 1 × 10 20 atoms/cm 3 , drain doping (n-type) (N D ) = 1 × 10 18 atoms/cm 3 and channel doping (p-type) (N C ) = 1 × 10 17 atoms/cm 3 .
II. DEVICE STRUCTURE, SIMULATION MODEL AND BASIC TERMINOLOGY
In this paper, simulations are carried out using 2-D device simulator Atlas version 5.22.1.R [15] . Non-local band-toband tunneling (BTBT) model has been used. This model takes into account the spatial profile of the energy bands for the computation of the tunneling current in TFETs. Other important models that are invoked in our simulation are Shockley-Read-Hall recombination, bandgap narrowing and Fermi-Dirac statistics. The simulation model is calibrated using [16] and the same simulation setup has been used in previous works [14] , [17] - [20] . Quantum confinement effects (QC) have not been considered in this work. Though, it is known that QC effects can impact the electrical characteristics of a TFET, it has been reported in [14] that the QC effects have no adverse impact on the performance of the logic realizations using DGTFETs. Therefore, to keep the simulation model simple, we have not considered the QC effects in this paper.
In this work, V DD and Gnd represent logic ''1'' and logic ''0'', respectively. V A and V B represent the input voltages applied to the top gate and the bottom gate of the device, respectively, as shown in Fig. 1 . The input to the device, when the top gate is biased at logic A and the bottom gate is biased at logic B is denoted as ''AB'' and the corresponding drain current (I D ) is denoted as I AB . For example, when V A = 0 (logic ''0'') and V B = V DD (logic ''1''), then the input is denoted as ''01'' and the corresponding drain current is denoted as I 01 . Fig. 2 shows the transfer characteristics of the AND logic function realized using Si-TFET [14] . In Fig. 2 , I 11 represents the ON-state current and is reported to be 10 −7 A/µm. The OFF-state current=MAX (I 00 , I 01 and I 10 ) is reported to be 10 −15 A/µm. The SS avg is calculated as the inverse slope extracted from the transfer characteristics from V A = 0 to the point at which I D = 10 −9 A/µm and is extracted to be 106 mV /dec for the AND-gate realized using Si-TFET [14] .
III. ELECTRICAL CHARACTERISTICS OF AND LOGIC IMPLEMENTATION A. AVERAGE SUBTHRESHOLD SWING (SS AVG )
SS avg is an important parameter for digital applications since lower SS avg allows low voltage and energy-efficient operations [6] , [10] . For Si-TFET-based AND logic realization as shown in Fig. 2 , the SS avg = 106 mV /dec. On the other hand, when both the gate terminals are tied together such that V A = V B , the average subthreshold swing is found to be SS avg = 37 mV /dec. Therefore, the degraded SS avg in the AND logic realization can be attributed to the independentlycontrolled gate.
To study the effect of independently-controlled gate, SS avg is extracted from the transfer characteristics ( when V B = 0.6 V . It illustrates that when V B << V DD , the control of the top gate is dominant. However, when V B ≈ 1.2 V , BTBT initiates in the lower half of the device as shown in Fig. 4(b) , illustrating the dominant control of the bottom gate at higher V B . In Fig. 4(b) it can be observed that there is a small BTBT occurring in the drain side closer to the topgate. However, it is worth pointing out that the contribution of the above mentioned BTBT on the drain current is negligible. attributed to the independently-controlled gate and is prominent when the voltage at one of the terminals is fixed at a value close to the supply voltage.
B. ON-STATE CURRENT TO OFF-STATE CURRENT RATIO
It is desirable to have a higher I ON , lower I OFF and higher I ON /I OFF ratio for digital circuits. A higher I ON leads to lower delays and a lower I OFF reduces the static power consumption. Our simulations show that, in general, the gatesource overlap employed to suppress the I OFF adversely affects the I ON in the DGTFETs. For example, it is found that the I ON obtained with gate-source overlap is 40% lower as compared to the I ON obtained without gate-source overlap in a DGTFET when both the gate terminals are tied together. Therefore, techniques that can boost the I ON in a TFET are critical in the proposed logic realizations. However, boosting I ON in a TFET that realizes a logic function is challenging, since the techniques that boost the I ON can adversely impact the functionality itself (by delivering a lower I ON /I OFF ratio). It is important to note that the proposed implementation of AND logic works well only when the gate-source overlap is able to turn-OFF the device when the inputs are ''10'' and ''01''.
1) GATE DIELECTRIC
When the dielectric constant ( r ) of the gate insulator in a TFET is increased, the tunneling current increases [10] , [16] . However, the application of high-k dielectric in a TFET that realizes AND logic function is complicated. Fig. 6 shows the I ON , I OFF and I ON /I OFF ratio at different r . As r increases, for a fixed oxide thickness (t ox ), the control of the gate becomes more prominent resulting in a sharper bandbending and increased I ON . However, as the dielectric constant increases beyond a certain limit ( r > 40), it becomes difficult to suppress the BTBT at the surface of the device using gate-source overlap. As a result, with the increase in r , the I OFF starts increasing rapidly when r > 40. Therefore, a lower I ON /I OFF ratio is obtained for a high value of r .
2) STRAINED SILICON DGTFET
Strain has been exploited in TFETs to achieve a higher I ON [14] , [20] - [23] . In this section, the applicability of a strained silicon DGTFET (sS-DGTFET) in realizing AND logic has been analyzed. An sS-DGTFET is composed of strained silicon body rather than normal silicon. In strained silicon, the amount of strain is controlled by varying the Ge mole fraction (x) in the SiGe buffer layer that is used during its fabrication. The introduction of strain in silicon results in a decrease in the bandgap and the effective mass of carriers and an increase in the electron affinity and can be modelled as in previous works [19] , [20] . Fig. 7 shows the I ON , I OFF and I ON /I OFF ratio at different Ge mole fraction (x) in sS-DGTFET. It can be seen that although I ON increases with increasing x, I OFF also increases leading to a degraded I ON /I OFF ratio at higher Ge mole fractions. The I OFF increases at higher Ge mole fraction because the device cannot be effectively turned-OFF as explained in the following section.
In the next section, heterojunction TFET (HJ-TFET) that employs germanium source is proposed for realizing a high performance AND logic.
IV. AND AND NAND LOGIC FUNCTION USING SI/GE HETEROJUNCTION DGTFET
Silicon-Germanium heterojunction TFET with germanium as the source material has been proposed and widely studied in literature [24] - [27] . Using a Si-Ge heterojunction helps in obtaining a higher I ON /I OFF ratio due to smaller effective bandgap [25] . Therefore, in this section, we have investigated the application of silicon-germanium heterojunction TFET (HJ-TFET) for realizing AND and NAND logic functions. The HJ-TFET realizing AND and NAND logic function are shown in Fig. 8(a) and 8(b) , respectively. For HJ-TFET based logic implementation, a small body thickness (t si ) is desirable [14] . Therefore, t si = 10 nm is taken. The tunneling parameters of germanium used in this work are calibrated using Fig. 4 of ref. [28] . The other simulation models and parameters used in the simulations are as described in section-II. The relevant device parameters used for Si-TFET and HJ-TFET are listed in Table- I. For simplicity, we have not included trap-assisted tunneling in our simulations. However, it should be noted that trap-assisted tunneling can increase SS avg or I OFF [29] , [30] . It is important to point out that the focus of this work is to demonstrate the relative improvement in electrical characteristics of the AND logic realized using an HJ-TFET compared to an Si-TFET, rather than reporting the exact current values in these devices. It is also important to highlight that, in general, heterostructures suffer from interface states and scattering, and techniques to obtain defect-free interfaces are important [24] , [31] - [33] . Fig. 9 (a) compares the transfer characteristics of AND logic function realized using Si-TFET and HJ-TFET at V DD = 0.6 V . It can be inferred from Fig. 9a that the I ON improves from 8.4 × 10 −10 A/µm in Si-TFET to 1.2 × 10 −7 A/µm in HJ-TFET. The I ON /I OFF improves from ∼ 10 7 in Si-TFET to ∼ 10 9 in HJ-TFET. The SS avg improves from 86 mV /dec in Si-TFET to 48 mV /dec in HJ-TFET, at V DD = 0.6 V . Similarly, the I ON improves from 9.7 × 10 −10 A/µm in Si-TFET based NAND function to 1.8 × 10 −7 A/µm in HJ-TFET based NAND function, as shown in Fig. 9(b) .
Next, we investigate why an sS-DGTFET-based AND logic implementation is unable to deliver a high I ON /I OFF ratio in contrast to the HJ-TFET-based AND logic implementation. The band diagrams for the sS-DGTFET and the HJ-TFET for different values of gate-source overlap (L ov ) in the OFF-state (V DS = V B = V DD and V A = 0 V ) are shown in Fig. 10(a) and Fig. 10(b) , respectively. It can be seen that in the both cases, the tunneling width increases as the L ov increases. However, the initial band overlap is comparatively high in sS-DGTFET compared to HJ-TFET. In a TFET, tunneling width as well as band overlap between the valence band of the source and conduction band of the channel, are important factors in deciding the tunneling current [10] . Since, the gate-source overlap is unable to decrease the band overlap sufficiently in an sS-DGTFET, the I OFF cannot be suppressed beyond a certain limit in its AND logic implementation. This demonstrates that the proposed technique of realizing AND logic requires greater attention in TFETs with high band overlaps.
A. VOLTAGE SCALABILITY ANALYSIS OF HJ-TFET-BASED AND LOGIC IMPLEMENTATION
Considering future applications, it becomes important to analyze the behaviour of the realized AND logic function for V DD < 0.6 V . To compare the voltage scalability of the Si-TFET and the HJ-TFET-based AND logic implementation, the I ON /I OFF ratio vs. V DD is plotted in Fig. 11 . It is found that in the HJ-TFET-based AND logic implementation the I ON /I OFF ratio is 9 × 10 6 at V DD = 0.3 V , while in the Si-TFET-based AND logic implementation the I ON /I OFF ratio drops to 7 × 10 4 .
B. IMPLEMENTATION OF A NAND GATE
A 2-input NAND gate can be implemented using a DGTFET that realizes the NAND logic function as the pull-up network and a DGTFET that realizes AND logic function as the pulldown network, as shown in Fig. 12 [14] . Fig. 13(a) shows the input waveform V A and Fig. 13(b) compares the transient behaviour of the Si-TFET and HJ-TFET-based NAND gates at V DD = 0.6 V . Fig. 14 shows the extracted propagation delay (t pd ) for Si-TFET and HJ-TFET-based NAND gates, at different supply voltages. It can be inferred from Fig. 14 , that the HJ-TFET-based NAND gate offers two orders of magnitude lower t pd compared to the Si-TFET-based NAND gate. However, t pd is in the range of nano-seconds is still a few orders of magnitude larger than the t pd in MOSFET-based gates which have delays in the range of pico-seconds [34] . The higher delay can be attributed to lower ON-state current and higher miller capacitance of TFETs compared to MOSFETs [35] . Therefore, to outperform MOSFET-based circuits, there is a need of further increase in the I ON and a reduction in the capacitance.
Further, it is worth mentioning that the gate-source overlap, used in these implementations increases the gate-to-source capacitance (C gs ) in the proposed device, however the gateto-drain capacitance (C gd ) remains unaffected [14] . It has been shown that in TFETs, C gd is dominant and determines overall gate capacitance [35] . In the proposed implementations, though the gate-to-source overlap increases the C gs , it is still lower than the C gd . Therefore, the impact of increased C gs do not adversely affect the transient response of the proposed logic implementations. Moreover, it is shown in the literature that the architecture having independent double gate leads to the reduction in the area/capacitance when compared to the conventional single gate transistors used in conventional 4T-NAND gate, by reducing the number of transistors and their stages [34] , [36] . Therefore, some of the demerits of TFETs can be offset by the architecture described in this paper that reduces the capacitance compared to the conventional CMOS-based logic gates by reducing the number of transistors and their stages.
It is important to compare the characteristics of the proposed HJ-TFET based NAND gate with the conventional four-transistor (4T) implementation of the NAND gate. Therefore, firstly we compare the pull down networks of both implementations, as shown in Fig. 15 . In the conventional 4T-NAND gate, the pull down network consists of two series connected DGTFETs. The current flowing in a single DGTFET (with same device parameters as shown in Table-I) in the HJ-TFET based NAND gate implementation, the pull down network consists of a single HJ-TFET performing the AND-function. In this case, a current of 1.1 × 10 −7 A/µm flows in the pull-down network when V A = V B = V DD . Therefore, the current flowing in the pull-down network in the proposed implementation is similar to the current flowing in the pull-down network of the conventional implementation. A similar observation is made regarding the pull-up network. Therefore, although the proposed implementation consumes less area and requires less number of transistors in implementing logic functions, it is not expected to suffer in performance compared to conventional implementations.
V. CONCLUSION
In this paper, the logic function implementations proposed in [14] have been investigated in detail and the reasons for a degraded SS avg and a low I ON have been examined. It is demonstrated that compared to the implementation proposed in [14] , an HJ-TFET-based AND logic implementation exhibits an increase in the I ON by 143×, an increase in the I ON /I OFF ratio by two orders of magnitude and an improvement in the SS avg by 45% at V DD = 0.6 V . Moreover, HJ-TFET-based NAND gate exhibits two orders of magnitude lower t pd at V DD = 0.6 V compared to the implementation in [14] . It is worthy to mention that HJ-TFET-based logic gates also exhibit compactness, low load capacitance (due to halved transistor count) and reduced number of stages in realizing these gates. However, further improvement in propagation delay is required to match the performance of CMOS-based logic gates and obtain comparable energyefficiency. Nevertheless, the results presented in this paper could provide further motivation to explore TFETs for future energy-efficient applications.
